



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/828,492	04/21/2004	Sadami Takeoka	60188-820	5291
7590	02/09/2006			
McDermott, Will & Emery 600 13th Street, N.W. Washington, DC 20005-3096				EXAMINER
				DICKEY, THOMAS L
			ART UNIT	PAPER NUMBER
			2826	

DATE MAILED: 02/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/828,492	TAKEOKA ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Thomas L. Dickey	2826	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 20 December 2005.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 11-18 is/are pending in the application.
- 4a) Of the above claim(s) 17 and 18 is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 11,12,14 and 15 is/are rejected.
- 7) Claim(s) 13 and 16 is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 21 April 2004 is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. 10/187,269.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.

- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_.

Art Unit: 2826

## DETAILED ACTION

1. The amendment filed on 12/20/2005 has been entered.

### ***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 11,12,14, and 15 stand rejected under 35 U.S.C. 102(b) as being anticipated by YAMAMURA (5,341,096).

With regard to claims 11 and 12 Yamamura discloses a semiconductor device comprising a semiconductor wiring substrate 6 having a wiring layer 5; a plurality of chip IPs 1A, 1B mounted on said semiconductor wiring substrate 6 by being bonded thereto; a boundary scan test circuit 7b provided in each of said chip IPs 1A, 1B; and an internal scan chain 7a for an internal scan test, said scan chain being formed in each of said chip IPs 1A, 1B and capable of operating simultaneously with said boundary scan test circuit 7b, wherein at least one of scanning signal input terminals connected to said internal scan chain 7a is a terminal specially formed separately from said boundary

Art Unit: 2826

scan test circuit 7b. Note figures 2-5, 9, 12A, column 2 lines 11-21, and column 5 lines 11-57 of Yamamura.

With regard to claims 14 and 15 Yamamura discloses a semiconductor device comprising a semiconductor wiring substrate 6 having a wiring layer 5; a plurality of chip IPs 1A, 1B mounted on said semiconductor wiring substrate 6 by being bonded thereto; a boundary scan test circuit 7a provided in each of said chip IPs 1A, 1B; and at least two pieces of wiring SDin and SDout formed in the wiring layer 5 of said semiconductor wiring substrate 6 to be used only for testing; and an input terminal TBI and an output terminal TAK for a boundary scan test 7a connected to said boundary scan test circuit 7a in each of said chip IP and respectively connected to said two pieces of wiring for testing only, and said boundary scan test circuit 7a in said plurality of chip IPs 1A, 1B is formed so as to also function as an internal scan test circuit 7a in said chip IPs 1A, 1B: wherein an input-side wiring branch SDin and an output-side wiring branch SDout which respectively branch off from an input-side end portion and an output-side end portion of said boundary scan test circuit 7a are formed in each of said chip IPs 1A, 1B; wherein a scan-in terminal through which an internal scan test signal is input is connected to said input-side wiring branch SDin; wherein a scan-out terminal through which a scan test result is output is connected to said output-side wiring branch SDout; and wherein an input to said in-chip chain can be selected from a signal in said boundary scan test

Art Unit: 2826

circuit 7a and a signal from said wiring branch. Note figures 2-5, 9, 12A, column 2 lines 11-21, and column 5 lines 11-57 of Yamamura.

***Allowable Subject Matter***

3. Claims 13 and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

***Response to Arguments***

4. Applicant's arguments filed 12/20/2005 have been fully considered but they are not persuasive.

It is argued, at page 3 of the remarks, that "claims 11 and 14 both recite, in part, a semiconductor device comprising a semiconductor wiring substrate having a wiring layer.... However, it is clear that [Yamamura's] printed circuit board is not a semiconductor substrate, and therefore cannot be deemed a semiconductor wiring substrate having a wiring layer." However, Hargrave's Communications Dictionary, Copyright © 2001 by the Institute of Electrical and Electronics Engineers, Inc., defines PCB as a "pattern of electrical conductors [i.e., a wiring layer] applied to one or more layers of a substrate." Furthermore, it is common to attach or mount semiconductor devices (such as Yamamura's LSI's 1a and 1b) onto a PCB, making a such a PCB a

Art Unit: 2826

"substrate for semiconductors" or, in colloquial English (see, e.g. "chimney sweep," meaning "sweep for chimneys" or "patent attorney," meaning "attorney for patents"), a "semiconductor substrate."

***Conclusion***

**5. THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

Art Unit: 2826

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Thomas L. Dickey  
Patent Examiner  
Art Unit 2826  
02/05